close
Assembly Verification 是什麼意思?

在半導體測試中,Assembly Verification 是什麼意思呢?

 

■ What does 「Assembly Verification」 mean?

Assembly verification is primarily to verify that the devices survived the assembly process and that they were assembled correctly. The tests performed during assembly verification are similar to that of package testing and maybe a subset of package testing.

 

 

■ Assembly Verification 是什麼意思?

① Assembly verification 就是「組裝驗證」

② 組裝驗驗主要是要驗證元件在組裝過程中未受到損壞,而且是正確的組裝。

③ 組裝驗證和封裝測試非常相似,兩者所做的測試項目相似。

 


arrow
arrow
    全站熱搜

    News123 發表在 痞客邦 留言(0) 人氣()